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As demands on the functional capabilities of integrated 
circuits continue to increase, so does a general need both to 
decrease their size and to improve their performance. One 
factor that may affect the size of the circuit is the manner in 
which individual elements are laid out. A factor that may 
affect the performance of the circuit is the presence of 
hazards, which are generally undesirable transients such as 
spikes of glitches that are precipitated by unequal path 
delays. 
BRIEF DESCRIPTION OF THE DRAWINGS 
A further understanding of the nature and advantages of 
the present invention may be realized by reference to the 
remaining portions of the specification and the drawings 
wherein like reference numerals are used throughout the 
several drawings to refer to similar components. In some 
instances, a sublabel is associated with a reference numeral 
and is enclosed in parentheses or following a hyphen to 
denote one of multiple similar components. When reference 
is made to a reference numeral without specification to an 
existing sublabel, it is intended to refer to all such multiple 
similar components. 
FIG. 1Ais  a schematic representation of a pass transistor; 
FIG. 1B is a schematic representation of a general pass- 
FIG. 1C is a schematic representation of a pass network; 
FIG. 1D is an example of a three-variable truth table for 
a hypothetical pass network; 
FIG. 1E is a three-variable Karnaugh map corresponding 
to the truth table of FIG. 1D; 
FIG. 1F is a schematic representation of a three-variable 
pass network corresponding to the Karnaugh map of FIG. 
1F; 
FIG. 1G is a schematic representation of a fall binary- 
tree-structured network corresponding to the truth table of 
FIG. 1D; 
FIG. 2A is a block diagram of an embodiment of a basic 
cell composed of kernel cells; 
FIG. 2B is a block diagram of another embodiment of a 
basic cell composed of a memory and a buffer kernel cells; 
FIG. 2C is a block diagram of yet another embodiment of 
a basic cell composed of a selection and memory kernel 
cells; 
FIG. 2D is a block diagram of still another embodiment 
of a basic cell composed of a selection and a buffer kernel 
cells; 
FIG. 2E is a block diagram of an embodiment of a 
memory cell with a synchronous reset; 
FIG. 2F is a block diagram of another embodiment of a 
memory cell with an asynchronous reset; 
FIG. 3A illustrates a layout for a cell element using pass 
transistors in accordance with an embodiment of the inven- 
tion; 
FIGS. 3B and 3C provide layout assignments used in 
embodiments of the invention; 
FIG. 3D provides a truth table for a multiplexor element; 
FIGS. 3E and 3F compare layouts for a multiplexor 
element to illustrate space savings in an embodiment; 
FIGS. 3G and 3H illustrates layout for a multiplexor 
element in accordance with embodiments of the invention; 
FIG. 4A shows a Karnaugh map illustrating the presence 
of a static 1-hazard in a combinational network; 
FIG. 4B shows a minimized circuit corresponding to the 
groupings in the Karnaugh map of FIG. 4A, 
transistor network block; 
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STATEMENT AS TO RIGHTS TO INVENTIONS 
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The U.S. Government has a paid-up license in this inven- 
tion and the right in limited circumstances to require the 
patent owner to license others on reasonable terms as 
provided for by the terms of Grant No. NAGS-9152 awarded 
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COPYRIGHT NOTICE 
A portion of the disclosure of this patent document 
contains material that is subject to copyright and/or mask 
work protection. The copyrgiht and/or mask work owner has 
no objection to the facsimile reproduction of anyone of the 
patent document or the patent disclosure, as it appears in the 
Patent and Trademark Office patent file or records, but 
otherwise reserves all copyright and/or mask work rights 
whatsoever. 
BACKGROUND 
This application relates generally to integrated circuits 
and relates more specifically to integrated circuits that 
include pass transistors. 
Pass-transistor networks may be used in the formation of 
integrated circuits,  particularly in metal-oxide- 
semiconductor (“MOS”) very large scale integration 
(“VLSI”) logic circuits. Apass transistor is a logical element 
used to block or conduct logic signals via a control terminal. 
When the control terminal is active, the logic level presented 
at the input is passed to the output. When the control 
terminal is inactive, the output is floating or in a high- 
impedance state. A pass-transistor network is a logic net- 
work formed by joining the inputs and outputs of sets of pass 
transistors. 
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FIG. 4C shows a timing diagram to illustrate the static-1 
hazard of FIG. 4B; 
FIG. 5A shows a three-variable Karnaugh map for a 
circuit with no logic hazard but that will exhibit a delay 
hazard; 
FIG. 5B shows a circuit made ofAND-OR logic gates and 
represented by the Karnaugh map of FIG. 5A, which exhib- 
its a 0101 delay hazard for input changes 011+111+101; 
FIG. 5C shows a four-variable Karnaugh map for a circuit 
with no logic hazard but that will exhibit a delay hazard; 
FIG. 5D shows a circuit using AND-OR logic gates and 
represented by the Karnaugh map of FIG. 5C, which exhib- 
i t s  a 0 1 0 1 0  d e l a y  hazard  f o r  i n p u t  c h a n g e s  
0111+1111+1110; 
FIG. 6 shows an underlying node configuration for nodes 
in a BTS pass network of the present invention; 
FIG. 7Ashows an example of a BTS Karnaugh map of the 
present invention, corresponding to a BTS solution to the 
static hazard illustrated in FIG. 4A, 
FIG. 7B shows a BTS pass network corresponding to the 
BTS Karnaugh map of FIG. 7A, 
FIG. 7C shows a timing diagram illustration of how the 
BTS pass network of FIG. 7B eliminates the static-1 hazard 
of FIG. 4A, 
FIG. 8Ashows an example of a BTS Karnaugh map of the 
present invention, corresponding to a BTS solution to a 
dynamic hazard and similar to the example Karnaugh map 
of FIG. 7A, 
FIG. 8B shows a BTS pass transistor logic circuit repre- 
sented by the BTS Karnaugh map of FIG. SA. 
FIG. 8C shows a timing diagram illustration of how the 
BTS pass network of FIG. 8B avoids a dynamic hazard; 
FIG. 9Ashows an example of a BTS Karnaugh map of the 
present invention, corresponding to the same logic function 
as FIG. 5A, 
FIG. 9B shows a BTS pass transistor logic circuit corre- 
sponding to the BTS Karnaugh map of FIG. 9A, which 
eliminates the delay hazard found in the classical AND-OR 
logic gate implementation of FIG. 5B; 
FIG. 9C shows a four-variable BTS Karnaugh Map of the 
present invention, corresponding to the same logic function 
as FIG. 5C; 
FIG. 9D shows an example BTS pass transistor logic 
circuit corresponding to the BTS Karnaugh map of FIG. 9C, 
which eliminates the delay hazard found in the classical 
AND-OR logic gate implementation of FIG. 5D; 
FIG. 1OA shows a block diagram of a combinational 
circuit using a gate logic in a spacer-data word approach to 
eliminating delay hazards in speed independent circuits. 
FIG. 10B shows a block diagram of a speed independent 
circuit using BTS logic in a spacer-data word approach to 
eliminating delay hazards. 
DETAILED DESCRIPTION OF THE 
INVENTION 
Embodiments of the invention are thus directed to logic 
elements that permit reductions in layout size and the 
avoidance of hazards. Such logic elements may be included 
in libraries of logic cells. In one embodiment, a logical 
function to be implemented by the logic element is decom- 
posed about a plurality of logical variables to identify factors 
corresponding to combinations of the logical variables and 
their complements. For example, if the decomposition is to 
be performed about k logical variables, there may be as 
S 
10 
1s 
20 
2s 
30 
3s 
40 
4s 
so 
5s 
60 
65 
4 
many as 2k factors resulting from all possible combinations 
between of the variables and complements. Apass transistor 
network is then provided for implementing the pass network 
function in accordance with this decomposition. The pass 
transistor network includes a plurality of ordered arrange- 
ments of pass transistors laid out from a position that 
corresponds to an output of the pass transistor network. In 
one embodiment, the pass transistors may be laid out sub- 
stantially radially from the position. Each ordered arrange- 
ment comprises a plurality of pass transistors that corre- 
sponds to one of the combinations of variables and 
complements resulting from the logical decomposition. 
Accordingly, in one embodiment no more than one of the 
ordered arrangements is active at any one time. Each of the 
factors identified in the decomposition may be provided in 
the logic element as a sub-network in communication with 
the ordered arrangement corresponding to that factor. 
The structure of such a sub-network may also differ in 
some embodiments. For example, in one embodiment, a 
further decomposition is performed of each of the corre- 
sponding factor according to other logical variables in the 
logical function. The sub-network then implements the 
function by using a similar structure used for the overall 
network. Ordered sub-arrangements of pas transistors are 
laid out substantially radially from a position corresponding 
to an output of the sub-network. Each of the ordered 
sub-arrangements corresponds to a combination of the other 
logical variables and their complements. In another 
embodiment, the sub-network is laid out as a binary tree of 
pass transistors. 
In further embodiments of the invention, a logic element 
is provided with a memory element, a buffer element, and a 
selection circuit operationally connected with the memory 
element and buffer element. The selection circuit comprises 
a network of pass transistors distributed to implement the 
pass network function for selecting one of a plurality of 
inputs to be transmitted as the output. The selection circuit 
is configured to be free of at least one of a static hazard, a 
dynamic hazard, and a delay hazard, and is in some embodi- 
ments free of each of such hazards. In one embodiment, the 
network may be configured as a binary tree structure and in 
another embodiments may be by using a plurality of sequen- 
tial arrangement laid out substantially radially to implement 
a logical decomposition of the pass network function. 
1. Pass-Transistor Logic 
FIG. 1 A  provides a schematic representation of a pass 
transistor 100. A control terminal 112 is used to block or 
conduct an input logic signal 104 to an output 108. When the 
control terminal 112 is active, the logic level of the input 104 
is passed to the output 108, but when the control terminal is 
inactive, the output 108 is in a high-impedance state. The 
output 108 of the pass transistor 100 may therefore exhibit 
one of three logic states-‘‘0,’’ “1,” or high-impedance state 
“Z.” Generally, pass-transistor logic may be implemented 
using either n-MOS or p-MOS transistors. While FIG. 1A 
and the discussion below use examples of implementations 
with n-MOS transistors, it will be evident to those of skill in 
the art how to perform corresponding implementation with 
p-MOS transistors. 
FIG. 1B provides a schematic representation of a general 
pass-transistor network block. Apass network 116 is a logic 
network formed by joining pass transistor outputs 108 and 
inputs 104. Individual pass-transistor inputs (such as input 
104 in FIG. 1A) from a plurality of pass transistors collec- 
tively form a set of pass variables 120. Similarly, individual 
pass-transistor control terminals (such as control 112 in FIG. 
1A) collectively form a set of control variables 116 for the 
US 6,829,750 B2 
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pass network 116. The pass-transistor outputs (such as The pass network illustrated in FIG. 1F is an example of 
output 108 in FIG. 1A) may also be directly joined together a partial binary-tree-structured (“BTS”) network and is 
to form a set of outputs 128, provided that a1 of the paths to characterized by the fact that there are only two branches per 
a group of joined outputs are Passing the Same logic state. node, with the control variable for each branch being the 
This is to avoid conflicts between logic states of the paths. 5 complement of the control variable for the other branch, 
Of a Pass network. FIG. 1G shows that the same truth table may alternatively be 
The “control pass function” is a product term P, 134(i). Each implemented with a full BTS network in which the network 
literal Pi 134(i) is asserted to pass the input variable Vi is only permitted to pass Boolean o’s and By removing 
lo often possible for a partial BTS network, such as shown in output 130 of the pass network is denoted 
FIG. lF,  to implement the same truth table with significantly 
fewer transistors than corresponding full BTS networks. 
This is evident by comparing the following expressions for 
15 F for the partial and full BTS implementations of the 
Karnaugh map shown in 
lC is a schematic 
120(i), termed the “pass to the Output 130. The the restriction that only Boolean O’s and be passed, it is 
F = Z P , ( V , ) ,  
,=I 
with each Pi(Vi) 138 being referred to as a corresponding 
“pass implicant.” When all the literals in Pi 130 are asserted, 
An illustration of how to implement a pass network from 
three-variable truth table is shown in FIG. 1D using inde- 
pendent variables x,, x2, and x3. A logic function is derived 
by Karnaugh-map minimization techniques and expressed in 
the form of a sum of products. When any minterm Pi is true, Embodiments of the invention use cells of the universal- 
the output is asserted high, The logic function that defines 2s logic-gate library described in detail in the Universal-Logic- 
the output of the circuit can thus be expressed as Gate applications, which have been incorporated by refer- 
ence. Briefly, the universal-logic-gate library comprises 
many library cells based on a relatively small number of 
kernel cells. The kernel cells are combined into sets of basic 
30 cells, with the characteristics, properties, and operation of 
the high-level library cells being programmed from combi- 
The circuit output is 0 when all the prime implicants Pi of the nations of the basic cells. The flexibility of these basic cells 
logic function become false. Since the pass network element is created by using universal-logic-gate structures. The high- 
Produces the high-impedance state at the output when all level library cells may thus be configured to act as such 
terms of Pi are false, both 0’s and 1’s are Passed to define the 35 diverse components as adders, multipliers, registers, barrel 
output fully. Using yi to denote a minimized Product term shifters, arithmetic logic units, comparators, decoders, 
for a group of 0 outputs, multiplexors, state machines, counters, etc. 
rn 
Each of the kernel cells may comprise one or more 
Fo = Y,(O), 40 constituents selected from the group consisting of universal 
,=I logic gates, memory, and buffers. In certain embodiments 
described herein, the universal logic gates are implemented 
with pass-transistor networks, although this is not a general 
requirement of the universal-logic-gate library. The pass- 
multivariable logic function using the principles described 
,=I J = I  above, thereby permitting individual cells to implement 
equivalent logic that might otherwise require many classical 
logic gates organized in multiple levels. One consequence of 
this ability is a reduction in cell count and interconnect. In 
Some embodiments, the memory cells comprise D flip flops, 
which may have synchronous, asynchronous, or clocked set 
and reset options. In some embodiments, the buffers may 
comprise tristating buffers. 
The kernel cell layouts are drawn to allow useful combi- 
nations of these cells to be connected by abutment. In some 
embodiments, buffers may be added to the output of the flip 
flop and pass-network universal-logic-gate cells. In some 
60 embodiments, pass-network cells may directly drive the 
inputs of flip flops. Software has been written to generate the 
layout of such useful combinations of kernel cells to form a 
larger set of basic cells, which are then personalized by 
with the four terms respectively corresponding to groupings programming inputs to connect to logic high and low levels 
162, 164, 166, and 168. From this expression, the three- 65 or to connect to external logic input signals. For example, 
variable pass network shown in FIG. 1F results from the the following register-transfer-language (“RTL”) descrip- 
Karnaugh map of FIG. 1D. tion can be programmed using a single basic cell: 
 full BT3)- - 
then the pass variables Vi 120 are passed to the output F. ~ x 1 ( x 2 ( x 3 ~ 0 ) ~ x 3 ~ 1 ~ ~ ~ x 2 ( x 3 ~ 1 ~ ~ x 3 ~ 0 ~ ~ ~ ~ x 1 ~ ~ 2 ~  
‘3(1)+x3(0))+x2(x3(0)+x3(1))) 
a truth table is shown in FIGS. 1D-1F. An exemplary 20 ~ ( p a r r c a l  BT3)- -  ~ 
~x1~x2~x3~~x2(.3~~~x1(.2(.3~~x2~x3~~~ 
2. Universal Logic-Gate Library 
FI = P,(1). 
,=I 
so that the entire pass network is described as 
rn 45 transistor networks may be programmed to implement any 
F =  F1 +Fo = P , ( l ) + c  YJ (0 ) .  
Implementing a function directly from these equations 
in classical CMOS logic gates, which are usually 
non-optimal. However, a pass network can be constructed 
such that 
V,E{O, 1, x1,% XZ, 52, . . . > x,, 41, 
55 
permitting the pass network to take advantage of a larger set 
of potential pass variables in deriving a circuit. FIG. 1E thus 
shows a three-variable Karnaugh map corresponding to the 
truth table of FIG. 1D. The pass expression for this Kar- 
naugh map is 
F=x1x2(x3)+x1x2(x3)+x,x2(x3)+x,x2(x3), 
US 6,829,750 B2 
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TABLE I-continued 
if rising-edge (clock) then ULG Component Symbol Description 
if reset = ‘1’ then 
else DS Setable D FIF - Rising Clock Synchroni- 
zation (DSl), Negative Clock Synchroni- 
(DR3) Q e ‘0’ 5 
if L = ‘1’ then 
end if; Buffers B Non-inverting buffer (B1) or Hybrid Invert- 
Q e Axor B; zation (DS2) or Asynchronous (DS3) 
end if; ing and Non-inverting buffer (B2) 
end if; 10 BN Inverting buffer (BN1) 
CB High-drive buffer (CB1) 
ZB Tristatable buffer (ZB1) 
An n=bit register with the illustrated characteristics may 
be constructed by arraying n of these programmed 1-bit 
cells, High-level functions, such as digital-signal-processor The embodiment of the kernel cells in the above Table I 
(‘‘Dsp’) units are formed from arrays of the programmed could be augmented in other embodiments to include other 
basic cells. One consequence of this approach is that a cells. The ULGs could include multiplexors of any size, for 
relatively small number of simulations are sufficient to example, 16 to 1, 32 to 1, 64 to 1, etc. Larger multiplexors 
characterize the entire library of assembled cells. In could be formed with a number of smaller mu~tip~exors if a 
addition, while most libraries are Boolean-based, most high- larger mu~tip~exor is not supported in the kernel cells, 
such as EEPROM, EPROM, PROM, DRAM, SRAM, naturally implements non-Boolean constructs such as if-then-else clauses and case statements. Higher-level con- 
structs of the library may thus also directly implement many NVRAM, magnetic ‘Ore memory, J-K FiFs, setable and 
RTL constructs common to high-level design languages, In resetable F/Fs, various FIF with scan ATPG capability, etc. 
addition, modern logic synthesis tools normally try to gen- 25 The J-K, setable, or resetable functionality of a F/F can be 
erate the most area-efficient implementation of a function implemented by a D F/F and logic that can be embedded in 
without a timing constraint. When programming a universal the mux before or after the D F/F. Also the buffers could be 
logic gate to perform a given function, there may be several of various strengths and sizes. Some buffers could support 
functionally equivalent implementations that use the same input and output pins of the chip with various thresholds, 
minimum area. Such implementations, which usually oper- 3o voltages, etc. 
characteristics such as power, interconnect, and fan-in load 
requirements. This permits more efficient circuits to be 
chosen based on more extensive criteria than simply the 
traditional areaispeed tradeoff position. 
Referring first to FIG. 2A, an embodiment of a basic cell 
200 is shown in block diagram form. This embodiment 
includes all three of a ULG or selection circuit 204, a 
memory cell 208 and a buffer 212. Some of the kernel cell 
components of the basic cell 200 are shown in a generalized 
manner. The ULG 204 is shown having any number of data 40 Type 
and selection control inputs, however the relationship 
level languages are The universal-logic gate 2o Various other types of memory cells could also be supported 
ate at the Same ’peed, may be differentiated by Other Table 11 lists the various configurations in which kernel 
cells are used to create basic cells 200-1 that use all of a 
ULG 204, a memory cell 208 and a buffer cell 212 such as 
the example in FIG. 2A. These basic cells 200-2 are the 
35 variations found in one embodiment of the ULG ASIC cell 
library. 
TABLE I1 
Basic Cell Configuration 
Mux - Mem - Buf Various Basic Cell Layout Names 
between the maximum data inputs for a number of selection U2D1B1, U4D1B1, U8D1B1, 
control inputs follows the following relationship 2y=I. The U2D1B2, U4D1B2, U8D1B2, 
U2D1ZB1, U4D1ZB1, U8D1ZB1 
kernel cell 112 shown has both an inverting and non- 45 UDRB U2DR1B1, U2DR2B1, U2DR3B1, 
inverting output, although, other buffer implementations U2DR1B2, U2DR2B2, U2DR3B2, 
will have either an inverting or non-inverting output. U4DR1B1, U4DR2B1, U4DR3B1, 
U4DR1B2, U4DR2B2, U4DR3B2, 
U8DR1B1, U8DR2B1, U8DR3B1, 
multiplexor. Multiplexors can be used to implement any U8DR1B2, U8DR2B2, U8DR3B2 
torial logic in conventional designs is not implemented with U2DR3BN1, U4DR1BN1, 
selection functions, but uses Boolean logic gates. Further, U4DR2BN1, U4DR3BN1, 
U8DR1BN1, U8DR2BN1, 
U8DR3BN1 
ean equivalents during optimization as conventional ASIC UDRZB - DR - ZB U2DR1ZB1, U2DR2ZB1, 
libraries do not include selection circuits as cells. U2DR3ZB1, U4DR1ZB1, 
UDB u - D - B 
UDBN U - D - B N  U2D1BN1, U4D1BN1, U8D1BN1 
UDZB memory kernel cell 208 shown is a resetable D F/F. A buffer - - zB 
u - DR - B 
The ULG 204 in this embodiment is implemented with a 
Boolean function, but are not Boolean operators. Combina- so UDRBN u - DR - BN U ~ D R ~ B N ~ ,  U D R ~ B N ~ ,  
multiplexors in conventional circuits are converted to Bool- 
55 
The below Table I shows the fourteen kernel cells used in 
one embodiment: 
U4DR2ZB1, U4DR3ZB1, 
U8DR1ZB1, U8DR2ZB1, 
U8DR3ZB1 
TABLE I 
ULG Component Symbol Description 
ULG 
Memory Cells D D FIF (D1) 
U 8 to 1 (US), 4 to 1 (U4) or 2 to 1 (U2) 
Multiplexors 
Resetable D FIF - Rising Clock 
Synchronization (DRl), Negative Clock 
Synchronization (DR2) or Asynchronous 
DR 
UDSB U - D S - B  U2DS1B1, U2DS2B1, U2DS3B1, 
U2DS1B2, U2DS2B2, U2DS3B2, 
U4DS1B1, U4DS2B1, U4DS3B1, 
U4DS1B2, U4DS2B2, U4DS3B2, 
U8DS1B2, U8DS2B2, U8DS3B2 
U2DS3BN1, U4DS1BN1, 
U4DS2BN1, U4DS3BN1, 
U8DS3BN1 
60 
U8DS1B1, U8DS2B1, U8DS3B1, 
UDSBN u - DS - BN U2DS1BN1, U2DS2BN1, 
65 U8DS1BN1, U8DS2BN1, 
US 6,829,750 B2 
9 
TABLE 11-continued 
10 
TABLE V 
Basic Cell Configuration Basic Cell Configuration 
Type Mux - Mem - Buf Various Basic Cell Layout Names Type Mux - Buf Various Basic Cell Layout Names 
UDSZB U - DS - ZB U2DSlZB1, U2DS2ZB1, UB U - B U2B1, U4B1, U8B1, U2B2, U4B2, U8B2 
U2DS3ZB1, U4DSlZB1, UBN U - BN U2BN1, U4BN1, U8BN1 
U4DS2ZB1, U4DS3ZB1, 
U8DSlZB1, U8DS2ZB1, 
U8DS3ZB1 
10 
With reference to FIG. 2B, a block diagram of another 
embodiment of a basic cell 200-2 composed of memory and 
buffer kernel cells 208, 212 is shown. This is but one 
example of a basic cell 200-2 of this general configuration. 
Other basic cells of this general configuration that could be 
found in an embodiment of a ULG ASIC cell library are 
listed in Table 111. 
TABLE I11 
Basic Cell Configuration 
Type Memory - Buffer Various Basic Cell Layout Names 
DB D - B  DlB1. D1B2 
The building blocks of a digital circuit could be abstracted 
beyond the ULG ASIC cell library. In some embodiments, 
the ULG ASIC cell library components could be combined 
in higher-level macro cells such as adders, multipliers, 
registers, barrel shifters, ALUs, comparators, decoders, state 
machines, counters, etc. There could be thousands of pos- 
sible macro cells. Further, designs can be abstracted to a 
level higher than the macro cells by using cores that imple- 
2o ment higher level functions such as microprocessors, graph- 
ics processors, interface busses or ports, digital signal 
processors, etc. These cores could use macro cells and/or 
components from the ULGASIC cell library. Often the cores 
DBN D - B N  DlBNl are written in a hardware description language (HDL) than 
2s  can be synthesized easily to any ULG ASIC cell library for DZB D -  ZB DlZBl 
DRB D R - B  DRlB1, DR2B1, DR3B1, DRlB2, 
DR2B2, DR3B2 a particular process. 
DRBN D R - B N  DRlBN1, DR2BN1, DR3BN1 
DRZB D R - Z B  DRlZB1, DR2ZB1, DR3ZB1 
DSB D S - B  DSlBl, DS2B1, DS3B1, DSlB2, With reference to FIGS. 2E and 2F, various embodiments 
30 of a memory kernel cell 208 are shown in block diagram 
DSZB DS-  ZB DSlZB1, DS2ZB1, DS3ZB1 form. These embodiments divide the D F/F 216 out from the 
memory cell and implement some functionality with a 
Referring next to FIG, 2 c ,  a block diagram of yet another separate buffer cell 220. In various embodiments, the buffer 
embodiment of a basic cell 200-3 is shown that is composed 3s cell 220 could be used to customize the D F/F 216 with 
of ULG and memory kernel cells 204,208. This is just one synchronous reset of FIG. 2E or asynchronous reset of FIG. 
example of the various similar basic cells 200-3 that might 2F, other embodiments, a separate circuit could be used 
form an embodiment of the ULG ASIC cell library. Other to make a D F/F 216 behave as a setable D FIF, a J-K F/F 
possible configurations are enumerated in Table IV below. or a F/F with Scan capability, In other embodiments, the 
40 separate circuit could be implemented with a selection 
circuit. TABLE IV 
DS2B2, DS3B2 
DSBN D S - B N  DSlBN1, DS2BN1, DS3BN1 
Basic Cell Configuration 
Mux - Mem Various Basic Cell Layout Names 
This buffer cell 220 in an ASIC cell library could be used 
4s for other purposes also. For example, an 8 to 1 mux function 
could be implemented with a buffer cell 220 and a 4 to 1 mux 
204 in some circumstances to reduce the chip area needed to 
implement the functionality. Table VI shows the thirteeen 
kernel cells used in this embodiment. Table VI1 shows a 
Type 
UD U - D U2D1, U4D1, U8D1 
UDR U - DR U2DR1, U4DR1, U8DR1, U2DR1, U4DR2, 
U8DR2, U2DR3, U4DR3, U8DR3 
UDS U - DS U2DS1, U4DS1, U8DS1, U2DS2, U4DS2, 
U8DS2, U2DS3, U4DS3, U8DS3 
With reference to FIG. 2D, a block diagram of still SO truth table for the enable buffer 204. 
another embodiment of a basic cell 200-4 composed of ULG 
and buffer kernel cells 204, 212 is shown. There are other 
possible configurations of this type of basic cell 200-4. The 
variations of this basic cell 200-4 for one embodiment of the 
ASIC library are listed in Table V. From Tables 11-V, around ss 
The 142 basic cells are based upon the 14 kernel cells of 
TABLE VI 
E:;' Symbol Description 
80% of the 142 available basic cells include ULG circuits. ULGs U 8 to 1 (US), 4 to 1 (U4) or 2 to 1 (U2) 
Multiplexors 
Memory Cells FIF (D1) 
Table I. DS Setable D FIF - Rising Clock Synchronization 
(DS1). Negative Clock Svnchronization (DS2) Although the embodiment in Tables 11-V show some 
I ~ I, I ~I 
possible basic cells, other embodiments could include addi- 60 
optimized for output power, power consumption, layout 
or Asynchronous (DS3) 
Non-inverting buffer (Bl) or Hybrid Inverting 
and Non-inverting buffer (B2) 
B tional basic cells. These additional basic cells could be Buffers 
BN Inverting buffer (BN1) 
area, response time, leakage, etc. such that there are multiple 
cells with the same logical properties, but that are optimized 
EBN 
CB High-drive buffer (CB1) 
ZB Tristatable buffer (ZB1) 
Inverting buffer with an enable input (EBN1) 
for particular circumstances. For example, there may be 65 
three non-inverting buffers of having different drives to 
support larger fanout and/or higher speeds. 
US 6,829,750 B2 
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TABLE VI1 
R D Q 
3. Layout Issues 
According to embodiments of the invention, the layout of 
library cells is constructed by decomposing a logic function 
into k distinct constituent logic sub-functions. Starting from 
a central point that may be used to define the position of the 
cell output, each of the logic sub-functions is laid out 
radially. Usually these radial spokes with be position to have 
equal angular separations 360”k. Each of the sub-functions 
themselves may be decomposed into k’ sub-sub-functions. 
The sub-sub-functions are then laid out radially from an end 
point of one of the radial spokes that defines an output of the 
corresponding sub-function. Usually, k’=k, although this is 
not a requirement. This basic layout process may be con- 
tinued indefinitely, decomposing each of the sub-sub- 
functions into sub-sub-sub-functions, etc., giving the layout 
for relatively complex functions a certain fractal nature. 
The BTS decompositions of pass-transistor implementa- 
tions thus permit embodiments in which k is an power of 
two, usually equal to 4 or 8 to take advantage of existing 
layout technologies. For example, FIG. 3A shows a general 
pass-transistor layout 300 for an embodiment in which k=4. 
In this embodiment, the output Z,,, is at the center of the cell 
element and the decomposition of the cell function is about 
x1 and x2. The four radial layouts thus correspond to the four 
possible values enumerated in FIG. 3B for the pass transis- 
tors associated with x1 and x2. The decomposition may thus 
be expressed as 
with the designations “south,” “east,” “west,” and “north” 
being used to define the different radial layouts. The terms 
Fi are sometimes referred to herein as “factors” of the cell 
function resulting from the decomposition. This functional 
decomposition thus corresponds to the physical structure 
shown in FIG. 3A. In embodiments where the cell function 
is implemented with pass transistors, it is sometimes 
referred to herein as a “pass network function.” Only one 
pass network is active at any time, the active pass network 
being determined by the pass variables x1 and x2. In the 
embodiment illustrated in FIG. 3A, the angular separations 
between the four radial layouts are substantially equal to 
each other, i.e. equal to about 90°, which is a preferred, but 
not required, configuration. Each of the quadrant functions 
F, may itself be decomposed in the same fashion and each 
of the corresponding pass networks 304 themselves thereby 
be laid out in a similar fashion. 
FIG. 3C provides a similar table for a layout that could be 
performed in another embodiment in which k=8. In this 
embodiment, the output Z,,, would be at the center of the 
cell element, with the decomposition being about xl, x2, and 
x3. The resulting eight radial layouts corresponding to the 
values enumerated in FIG. 3C thus define octants instead of 
quadrants in the layout. The decomposition in this embodi- 
ment may thus be expressed as 
z,,=xlx$3(F,W)+xlx2w3 (FW)+xlX,x3(F.5 W)+xlG3 (FJ+ 
x1x$3(F.5€)+ 
12 
where the radial layouts have again been identified with 
direction-based subscripts. In a similar fashion to that dis- 
cussed for the quadrant layout, this decomposition results in 
a layout in which only one of eight pass networks is active 
s at any time, the active pass network being determined by the 
pass variables xl, x2, and x3. In alternative embodiments, 
these principles may be applied to design layouts using other 
values of k also. 
The following examples illustrated various features of this 
i o  layout scheme. In a first example, the logic function for the 
U8 logic cell of the universal-logic-gate library is consid- 
ered. The U8 logic cell corresponds to an 8 : l  multiplexor 
and has the following logic function: 
~~ ~ 
1s z~~~=x1xZx3(~7)+x1x~3 (~6)+x1xZx3(~5)+x1x$3 (14)+x1xZx3(13)+ 
x 1 x ~ 3 ~ ~ Z ~ ~ x 1 x $ 3 ~ ~ 1 ~ ~ ~ 1 ~ ~ 3 ~ 1 0 ~ ~  
where each xi controls the pass-gate input and I, denotes the 
pass variable. The truth table for this circuit is therefore as 
2o set forth FIG. 3D. Decomposing about x1 and x2 results in 
the following logic function: 
z u u l ~ x 1 x Z ~ x 3 ~ 1 7 ~ ~ ~ 3 ~ ~ 6 ~ ~ ~ x 1 x Z ~ x 3 ~ ~ 5 ~ ~ x 3 ~ ~ 4 ~ ~ ~ x 1 x Z ~ x 3 ~ 1 3 ~ ~ x 3 ~ ~ Z ~ ~ i  
2s ~1~Z(x3(11)+~3(10))> 
in which each of the quadrant sub-functions is of the form 
F,=X~(I,)+?~(I~). The U8 logic cell may thus be laid out in 
accordance with an embodiment of the invention as shown 
3o in FIG. 3C with this sub-function being implemented with 
each of the pass networks denoted 304. 
FIGS. 3E and 3F provide a comparison of a traditional 
pass-transistor layout of this function with the current lay- 
out. The traditional layout, shown in FIG. 3E requires 24 
3s pass transistors and is shown as realized in a 0.35-pm CMOS 
process where only the n-MOS devices are shown and none 
of the inverters. Only one metal layer is used and the area is 
167.32 pm2. By contrast, the layout according to this 
embodiment of the invention is shown in FIG. 3F and uses 
4o only 16 pass transistors. Using the same 0.35-pm CMOS 
process, the area of this layout is only 106.07 pm2, repre- 
senting a savings of about 37% in this embodiment. 
The same principles may be extended to a more complex 
circuit, such as the U16 universal-logic-gate cell that cor- 
4s responds to a 16:l  multiplexor. Decomposing the logic 
function corresponding to this cell provides: 
ss Using the layout principles described above, this function 
may be effected by the circuit shown in FIG. 3G. In 
particular, this serves as an example of the fact that each of 
the sub-function pass networks 362 comprised by the layout 
360 may themselves be laid out with the radial scheme 
60 described herein. As seen in FIG. 3G, the overall layout 360 
is organized into quadrants defined by x1 and x2 and, within 
each quadrant, the corresponding pass network 362 is itself 
organized into quadrants defined by x3 and x4. Only one 
quadrant is active at any time, and additionally only one 
65 sub-quadrant of the active quadrant is active at any time, the 
active quadrant and sub-quadrant being determined by the 
pass variables xl, x2, x3, and x4. 
US 6,829,750 B2 
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A number of variations on the type of layout shown in 
FIG. 3G are also within the scope of the invention. For 
example, while FIG. 3G provides an example in which each 
level of decomposition is performed with the same number 
of pass variables, i.e. k=k’=4, this is not a requirement. For 
example, for a function using five pass variables, one level 
might be decomposed with three pass variables so that the 
layout at that level is structured into octants, while another 
level might be decomposed with two pass variables so that 
the layout at that level is structured into quadrants. 
Moreover, the decomposition is not limited to two levels and 
may be performed with more levels in appropriate circum- 
stances. 
The U16 cell is also useful for illustrating explicitly how 
the decomposition may be performed for three pass vari- 
ables so that the corresponding layout is structured into 
octants. One possible decomposition using three pass vari- 
ables is as follows: 
With this decomposition, the pass network 372 for each 
octant in the layout 370 shown in FIG. 3H has the form 
Fm=~4(Ij)+%4(II). Only one of the pass networks is active at 
any one time, the active octant being determined by the pass 
variables xl, x2, and x3. It will also be evident that the 
decomposition for the U16 cell could alternatively been 
performed for any of the combinations of three pass 
variables, i.e. according to xl, x2, and x4, according to xl, x3, 
and x4, or according to x2, x3, and x4. 
4. Hazards 
Embodiments of the invention also permit the elimination 
of certain hazards, which are unwanted switching transients 
that may appear at the output of a circuit because different 
paths in the circuit present different propagation delays. 
Non-zero delays through individual logic gates comprising 
the circuit paths are generally the cause of such propagation 
delays. If a transitory erroneous signal is fed back in an 
asynchronous sequential circuit, it may cause the circuit to 
make an incorrect transition to a wrong stable state. Three 
types of circuit hazards are eliminated in accordance with 
embodiments of the invention: static hazards, dynamic 
hazards, and delay hazards. Astatic hazard is single momen- 
tary transient in an output signal that should have remained 
static in response to an input change. If, in response to an 
input change and for some combination of propagation 
delays, a network output may momentarily go to “0” when 
it should remain a constant “1,” then the network has a 
“static 1-hazard.’’ Similarly, if the output may momentarily 
go to “1” when it should remain a constant “0,” the network 
is said to have a “static 0-hazard.’’ Additionally, if the circuit 
output is supposed to change from “0” to “1” (or “1” to “0”) 
according to changes in the inputs, but the output changes 
three or more times before settling to its final value, then the 
network has a dynamic hazard. 
Both static and dynamic hazards can be identified during 
the circuit design phase using a Karnaugh-map representa- 
tion of the circuit’s output function. These two types of 
hazards are therefore called logic hazards. In the field of 
digital design, the classical Karnaugh-map technique 
teaches grouping adjacent cells in the map with a minimum 
number of cell groups, thereby determining the minimum 
S 
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number of logic gates to construct a given circuit. The map 
pattern that forewarns a designer of the existence of a 
pending logic hazard is characterized by cell groupings that 
are adjacent to each other but are not overlapped. The 
classical solution to the logic-hazard problem is to cover 
adjacent cells with a redundant cell grouping that overlaps 
the two adjacent, but non-overlapping groupings. In this 
way, classical digital circuit design teaches the removal of 
static and dynamic hazards by adding redundant logic gates 
to the circuit, thereby increasing the complexity of the 
circuit. 
The third type of hazard, a delay hazard, is a condition 
found in circuits free of logic hazards. It nevertheless 
produces an inappropriate sequence of output states in 
response to a sequence of two consecutive changes in the 
input state. Delay hazards are associated with speed inde- 
pendent circuits, which send back “ready” signals to the 
input source to indicate that a new input can be accepted. As 
with logic hazards, the classical solution to a potential delay 
hazard uses additional logic gates and therefore increases the 
complexity of the circuit. 
a. Logic Hazards 
FIG. 4Ashows a Karnaugh map to illustrate the presence 
of a logic hazard, in this instance a static 1-hazard in a 
network. The occurrence of the static hazard is illustrated 
with a simple example implementing the function: 
F(x1, x2, x 3 ,  x q )  = X I X ~ X ~ X ~  + I X ~ X ~ X ~  + X I X ~ X ~ X ~  + 
x 1 x 2 x 3 x q  + x 1 x 2 x 3 x 4  + XIX2X3X4 
= ( 5 ,  10, 11, 13, 14, 15) 
The Karnaugh-map technique for deriving a minimal circuit 
for the given function requires grouping the cells 400 of the 
map according to the minterms in the above expression. 
Once the groupings are formed, the function is easily 
minimized to: 
- 
F(x1, xz, x3, x4)=x1x3+x2y3x4. 
The groupings in the Karnaugh map thus correspond to the 
prime implicants 402 and 404 of the function. The map 
pattern is characterized by prime implicants that are adjacent 
but not overlapped. A hazardous transition 406 may occur 
whenever there exists a pair of adjacent cells 408 and 410 
producing the same output and there is no implicant in the 
map covering both cells. 
FIG. 4B shows a minimized circuit corresponding to the 
groupings in the example Karnaugh map of FIG. 4A. The 
example shows a set 418 of four input variables xl, x2, x3, 
and x4, and a circuit configuration comprising two paths 415 
and 416. The circuit has a single output 420. This circuit 
design contains a static-1 hazard due to the inverter gate 412 
applied to the circuit input x3 414. The presence of the 
inverter gate 412 adds a propagation delay on the path 416 
through the circuit. The propagation delay is thus the origin 
of the static hazard. 
FIG. 4C shows a timing diagram to illustrate the static-1 
hazard introduced by the presence of the inverter gate 412 of 
FIG. 4B. At time t<O, the set 418 of circuit inputs x1x2x3x4= 
1111, corresponding to cell 410 in the Karnaugh map of FIG. 
4A. Therefore, 
~ = x , x ~ + x ~ ~ , x ~ = (  IAI)V(IAOAI)=I 
Then, at time t=O, the circuit input x3 714 makes a 
transition to 0, an intended move to cell 408 in the Karnaugh 
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map of FIG. 4A. A change in the circuit output F will occur 
after a non-zero circuit delay At,. However, at time t=At,, 
both x3 and the logical complement of x3 have the same 
logical value of 0, because the inverter gate 412 (FIG. 4B) 
imposes an extra delay Atz on the path 416 in the circuit. 
Thus, at t=At,, both x3 and its complement have the value 0 
and 
- 
F = x ~ x , + x ~ x + ~ = (  ~ A O ) V ( ~ A O A ~ ) = O ,  
manifesting a static 1-hazard. Once the inverter gate 412 
has properly complemented x3 at t=At,+At,, the set 418 
of circuit inputs x,xzx3x4=l101 and corresponds to the 
accurate output value of 
F = ( ~ A O ) V ( ~ A ~ A ~ ) = I  
b. Delay Hazards 
FIG. 5A shows an example of a three-variable Karnaugh 
map for a circuit with no logic hazard, but that exhibits a 
delay hazard. The minimized function derived from the 
groupings in this map is: 
~~~ 
F(xi~w,,x,~w,)=xix~w,+xixz+xix3 
With a delay hazard, a sequence of two consecutive input 
changes Il+Iz+13 can produce the following output 
sequences: 
1. f(Il)? f(IZ)? m? f(I3) where f(IZ)=f(I3) 
2. f(Il)? f(IZ)? f(I3)9 f(IZ)? f(I3) where f(IZ)*f(I3). 
FIG. 5B shows an example circuit made of logic gates, 
corresponding to the Karnaugh map of FIG. 5A, in which a 
0101 delay hazard occurs for input changes 011+111+101. 
The example corresponds to the first possibility mentioned 
above. The Fig. depicts a two-stage AND-OR circuit real- 
izing the function f depicted in the groupings of the Kar- 
naugh map of FIG. 5A. 
The input sequence (011, 111, 101) should produce the 
output sequence (0,1,1).  The initial input change in x1xzx3 
from 011 to 111 excites both the x1x3 AND gate 500 and the 
x,xz AND gate 502. Suppose there is a relatively large delay 
associated with the x1x3 gate 500. Then it is possible that the 
xlxz gate 502 would go on first; the OR gate 504 might then 
respond to this signal before the x1x3 gate 500 goes on, 
thereby effecting a change in the output. Once the output has 
changed, the speed-independent circuit allows for a second 
input change (to 101). The consequence of this input change 
would be to turn off the xlxz gate 502 and the OR gate 504 
(hence F), if the delay through the x1x3 gate 500 is long 
enough that it has not yet changed to 1. When the x1x3 gate 
500 finally does go on, F will again switch back to 1. Hence, 
the output sequence will be (0, 1, 0, 1) instead of the 
expected (0, 1, 1). 
Similar to the three-variable map of FIG. 5A, FIG. 5C 
shows an example of a four-variable Karnaugh map for a 
circuit with no logic hazard, but that also exhibits a delay 
hazard. The minimized function derived from the groupings 
in this Karnaugh map is: 
F(xi~w,,x,~w,)=xix~w,+xi~3~~ 
FIG. 5D shows a circuit made of logic gates corresponding 
to the Karnaugh map of FIG. 5C. For this circuit, the input 
sequence (0111, 1111, 1110) produces the output sequence 
(0, 1, 0, 1, 0) due to a delay hazard, instead of the expected 
(0, 1, 0). Using an analysis similar to the previous example, 
it is easy to visualize that such an output sequence will occur 
if the delay associated with the AND gate x1xzx4 506 is 
greater than that with the gate x1x3x4 508. 
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c. Elimination of Hazards 
FIG. 6 shows an underlying node configuration for a BTS 
pass transistor network in an embodiment of the present 
invention. The node comprises three pass transistors 670, 
s 680, and 690. The following discussion explains a hazard- 
free property of such a BTS pass transistor network. 
For static-0 hazards (or static-1 hazards) to exist in any 
network, the following two conditions must be present: 
1) There is a 1-set (0-set) L of the network, such that 
10 
L={a,b, . . . , x, F, . . . , z}, 
where exactly one variable x appears both complemented 
and uncomplemented, i.e. the circuit manifests a transient 
1~ state in which both x and the complement of x have the same 
value; and 
2) there is at least one pair of adjacent input states of the 
network, corresponding to adjacent cells in the Kar- 
naugh map, with the following properties: 
(a) both input states in the adjacent pair produce 0 (1) 
outputs; 
(b) the variable x is equal to 0 for one of the input states 
in the pair and equal to 1 for the other state; and 
(c) each other (non-x) literal of L is equal to 0 (1) for 
both input states. The present invention shows that a 
BTS pass transistor network made of binary tree- 
structured nodes as depicted in FIG. 6 is static- 
hazard-free even though the above specified condi- 
tions are manifested in the circuit. To prove this 
counter-intuitive statement, refer to FIG. 6 and con- 
sider the output f650 at a node i in a BTS pass- 
transistor network: 
20 
2s 
30 
3s 
where the terms in the expression are as defined in FIG. 6. 
A change in an input variable of the circuit can either be a 
change in a pass variable Vi 652 or V, 653 or a change in 
control variable xi 654 or xi 655. 
When the control variables xi 654 and xi 655 remain the 
same and a pass variable Vi 652 or V, 653, changes, the 
output f650 will change accordingly and with no spurious 
transient output. This is because the control variables xi 654 
and xi 655 are logical complements of each other, so that 
4s only one path from the pass variables Vi 652 and V, 653 to 
the output f650 will ever be active at any one time. 
However, if a change in an input variable effects a change in 
a control variable, a time lag between the switching of the 
control variables xi 654 and xi 655 can give rise to the 
4o 
so following two cases: 
Case 1: xi=xi=l. 
From the definition of a static hazard a first pass variable Vi 
652 has the same logical value as a second pass variable V, 
653 (either both 0 or both 1). If both paths are active, the 
5s BTS node output f l l50  will remain at value Vi, so there will 
be no hazard. 
The output f l l50  in this case remains in its previous state 
since all the pass transistors are offering high impedance and 
60 the output node will retain its charge during the switching 
period. The only requirement for the output branch of the 
circuit to retain its charge is that the capacitance C, 660 
should be greater than the gate drain capacitance C, 662. 
Pass transistor logic, which may have the three states “0,” 
65 “1,” and “Z,” will thus lead to a high impedance state during 
a single input transition. This is unlike gate logic, which may 
have only the two states “0” and “1,” thereby causing a 
- 
Case 2: xi=xi=xi=O. 
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spurious transient output to occur during switching if a 
redundant gate is not added to eliminate the static hazard. 
Thus, after reading this disclosure, it will be apparent to a 
person of ordinary skill in the art that in a BTS pass 
transistor network made according to embodiments of the 
present invention, the binary tree-structured property of the 
node output function f will not change when both xi and its 
complement momentarily have the same value (either both 
1 or both 0). 
FIGS. 7A, 7B, and 7C illustrate a method of eliminating 
static, dynamic and delay hazards in a circuit made of pass 
transistors. In some embodiments, the circuit is a combina- 
tional circuit. The operational behavior of the circuit is 
described by a plurality of input variables, in this example 
{xl, xz, x3, x,} and at least one network output expression 
formed of the input variables. The method initially com- 
prises deriving a network pass function F from each one of 
the network output expressions, the function having a sum- 
of-products form such that 
Here, n represents a number less than or equal to the total 
number of permutations on the set of input variables, P, 
represents a control pass function for a set i of pass tran- 
sistors to be used in the circuit, and V, represents a pass 
variable for the set i of pass transistors. Each product term 
P,(V,) in the sum-of-products form of the function thus 
forms a pass implicant for the network pass function. 
Once this pass function has been derived, it is factored 
into a binary tree-structured form, representing a binary tree 
where each node has exactly two input branches and exactly 
one output branch, the output branch being described by a 
node output function f of the form 
f=P,[x,(VJ+T,(v,)l. 
Here, a first control pass function x, for a first pass variable 
V, at one input branch of the node is a logical complement 
of a second control pass function for a second pass variable 
V, at the other input branch of the node. 
Finally, the method constructs the circuit using pass 
transistors according to the binary tree structure of the 
network pass function. 
FIG. 7A shows an example Karnaugh map corresponding 
to a BTS solution to the static-1 hazard of FIG. 4A. In an 
embodiment, the method of the present invention proposes 
that the in designing a BTS network pass expression, the 
pass implicants, denoted in this example by 700, 702, and 
704, not overlap in the BTS Karnaugh map representing the 
circuit output function. If a pass expression with overlapping 
pass implicants is factored, then the circuit will not corre- 
spond to a BTS pass transistor network since overlapping 
implicants signifies that more than two branches join at a 
single node in the circuit. This differs from the prior art in 
which hazards in combinational circuits are overcome 
through the use of overlapping pass implicants. 
The Karnaugh map in FIG. 7A shows a suitable imple- 
mentation of BTS logic in accordance with an embodiment 
of the invention. In this map, cells 0, 4, 8, and 12 denote a 
pass implicant 700 with the pass variable xl. The complete 
pass network (non-BTS) could thus be expressed as 
~ ~ ~ l ~ Z , ~ 3 ~ 4 ~ = ~ 3 ~ 4 ~ ~ ~ + ~ ~ 4 ~ ~ z ~ + ~ 3 ~ ~ 1 ~ .  
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A BTS pass network expression can be derived from the 
above expression by factoring the complement of x3 out of 
the first two pass implicants: 
5 F ~ x 1 ~ Z ~ 3 ~ 4 ~ ~ x 3 ~ x 4 ~ 0 ~ ~ x 4 ~ x Z ~ ~ ~ x 3 ~ x 1 ~ ~  
Accordingly, FIG. 7B shows a resulting BTS pass transistor 
network realization of the Karnaugh map of FIG. 7A. The 
pass network is constructed such that 
- -  
10 V,={O, 1, x1, x1, xz, xz, . . . > x,, 41. 
The pass network can thus take advantage of this larger 
set of potential pass variables to derive a circuit. In this 
illustration, BTS nodes 706 and 708 correspond to a sum- 
15 mation term in the factored BTS pass function and circuit 
output F 710. Note that in this exemplary BTS pass tran- 
sistor network, a first input branch 712 to node 706 is 
controlled by x, 718. This control structure is again present 
at node 708, where a first branch 722 is controlled by a 
2o logical complement 723 of the control variable on a second 
branch 724. This type of complementary control structure 
the BTS pass transistor networks used in embodiments of 
the invention. After reading this disclosure, it will be appar- 
ent to a person of ordinary skill in the art this control 
25 structure permits only one path from the circuit input leads 
to each of the circuit output leads to be a low-impedance 
path for a given set of values applied to the inputs. In the 
example of FIG. 7B, the circuit input leads are denoted 720 
and the circuit output lead is denoted 710. 
FIG. 7C shows a timing diagram illustration of how the 
BTS pass network of FIG. 7B eliminates the static-1 hazard 
of FIG. 4A. Since the pass logic has three states (“0,” “1,” 
and “Z’) the output F 710 will have a high impedance state 
during a single input transition. This is unlike the gate logic 
35 of the prior art, which has only two states “0” and “1,” 
causing a spurious transient output to occur during switching 
if a redundant gate is not added to the circuit. For example, 
the timing diagram of FIG. 7C shows the following. At time 
t=At,, the circuit inputs 720 are xlxzx3x,=llll, correspond- 
3o 
4o ing to cell 15 in the Karnaugh map of FIG. 7A. Since 
F ~ x 1 ~ Z ~ 3 ~ 4 ~ ~ x 3 ~ x 4 ~ 0 ~ ~ x 4 ~ x Z ~ ~ ~ x 3 ~ x 1 ~ ~  
the output F 710 will be (Z)+l(l). Then, at time t=O, x3 725 
makes a transition from 10 to 0, corresponding to a move to 
45 cell 12 in the Karnaugh map of FIG. 7A. At a time t=At,, the 
output F 710 is still equal to 1, since both x3 and its logical 
complement are 0 due to the inverter delay Atz; thus, both 
path 722 and path 724 are high-impedance paths in the BTS 
pass transistor logic circuit and the output F 710 retains its 
SO initial value of 1. After the second time delay Atz, corre- 
sponding to the delay through the inverter on x3, the output 
is again F=l[Z+l(l)]+Z=l. 
While the example shown above shows there is no static 
1-hazard, it will be apparent to a person of ordinary skill in 
ss the art after reading this disclosure that similar arguments 
are applicable for static 0-hazards. Accordingly, there are no 
static hazards in a BTS pass transistor network made accord- 
ing to such embodiments of the present invention. 
Specifically, embodiments of the invention include 
FIG. SA shows a Karnaugh map corresponding to a BTS 
solution to a dynamic hazard and is similar to the example 
Karnaugh map of FIG. 7A. In general, BTS pass transistor 
networks according to embodiments of the invention have 
65 no overlapping pass implicants in their Karnaugh map 
representations, such as pass implicants 800,802, and 804 in 
FIG. SA. It is this aspect of the BTS pass transistor network 
60 universal-logic-gate cells that have no static hazards. 
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design method in embodiments of the present invention that 
is used to obtain circuits free of dynamic hazards. 
As was done in the discussion of static hazards, consider 
the output at a node i in the BTS pass transistor network, 
f=P,[x,(VJ+~,(v,)l 
A change in an input variable can either be a change in one 
of the control variables, i.e. x, or its complement, or a change 
in one of the pass variable, i.e. V, or VI). If the input change 
causes a change in a pass variable, then the active path 
remains the same because neither of the control variables 
have changed, and the change in the pass variable is 
reflected at the output after a certain time lag. In such a 
situation, there will be no spurious transient occurring at the 
output. 
However, if the input change causes a change in a control 
variable, then both x, and its complement can momentarily 
have the same logical value, either both 1 or both 0, because 
of a non-zero time delay through an inverter that forms the 
logical complement. Two cases are then possible: 
In this first case, the output retains its previous state during 
the switching time lag since all the paths to the output are in 
a high impedance state. Thus, when the active path finally 
shifts to a new path, the output changes to its complement 
and there is no spurious transient change of the output 
associated with the change in the control variable. 
In this second case, the path controlled by x, switches faster 
than the previously active path controlled by the logical 
complement of xl. This situation gives rise to an interme- 
diate voltage at the node output f while both input branches 
are active. The output state f of the node will eventually 
switch to the complement of its previous value after the pass 
transistor in the previously active path has turned off. 
Thus, there will be no dynamic-hazard sub-sequence 
occurring at the output f of the node between transitions in 
the input variables. The fact that a change in any one input 
variable that causes the output to change will not give rise 
to a dynamic hazard has general validity in embodiments of 
the invention. Accordingly, such embodiments include pass- 
transistor-based universal-logic-gate library cells that do not 
exhibit dynamic hazards. 
FIG. 8B shows a BTS pass transistor logic circuit repre- 
sented by the Karnaugh map of FIG. SA. In one 
embodiment, the BTS logic circuit comprises a plurality of 
input leads 805 so that a first set 806 of input values may be 
applied to the input leads, and at least one output lead F 810, 
such that a state of each output lead can be described by a 
pass network function in the sum-of-products form 
Case 1: x,=X,=O. 
Case 2: x,X,=I. 
In this expression, n is an integer less than or equal to the 
number of permutations on the set of input values, Pi 
represents a control pass function for a set i of the pass 
transistors used in the circuit, and Vi represents a pass 
variable for the set i of pass transistors. Each product term 
Pi(Vi) thus forms a pass implicant for the network pass 
function. The V,, input 807 to the example BTS pass 
transistor logic circuit depicted in the FIG. 8B corresponds 
to a desired steady-state output value for the circuit. 
In embodiments of the present invention, the BTS pass 
transistor logic circuit is constructed from binary tree nodes, 
S 
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denoted in this example 808 and 809. Each node includes 
two pass transistors, such as transistors 813 and 815 at node 
808 that create exactly two input branches 812 and 814. The 
first input branch 812 corresponds to an input lead to one 
pass transistor 813 and the second input branch 814 corre- 
sponds to an input lead to the second pass transistor 815. 
Furthermore, at each node in the BTS pass transistor logic 
circuit there is exactly one output branch. For example, the 
circuit illustrated by FIG. 3B comprises two nodes 808 and 
809-branch 816 is the output lead of node 808 and also one 
of the input leads to node 809, and branch 810 is the output 
lead of node 809 and also the output lead for the circuit as 
a whole. 
The output branch at each node in the BTS pass transistor 
logic circuits used in embodiments of the invention is 
created by joining a first output lead of one pass transistor at 
the node to a second output lead of the other pass transistor. 
For example, in this illustration, the output lead 816 from 
node 808 is created by joining output leads 820 and 822 of 
transistors 813 and 815 respectively. In addition to input 
leads and output leads, each binary node in the BTS pass 
transistor logic circuit may include two control inputs: a first 
control input applied to the control terminal of the first pass 
transistor, whereby the first input value is passed through the 
first pass transistor according to this first control input; and 
a second control input applied to the control terminal of the 
second pass transistor, whereby the second input value is 
passed through the second pass transistor according to this 
second control input. The nodes may also be connected in 
such a manner as to create no more than one low-impedance 
path from the circuit’s input leads to each one of the circuit’s 
output leads for any possible set of input values applied to 
the circuit’s input leads. 
In one embodiment of the present invention, each node in 
the BTS pass transistor logic circuit includes two control 
inputs, where one control input is a logical complement of 
the other. Furthermore, the state of the output branch is 
described by a node output function of the form 
f=P,[x,(vJ+i(v,)l> 
where the control pass function x, for a first pass variable V, 
at the first input branch of the node is the logical comple- 
ment of a second control pass function for a second pass 
variable VI at the second input branch of the node. 
The dynamic-hazard-free property of BTS pass transistor 
networks made according to embodiments of the invention 
can thus be described by referring to the specific example 
illustrated in FIGS. SA, 8B, and 8C. A transition 840 from 
cell 7 in the Karnaugh map of FIG. SA to cell 5 would 
manifest a dynamic hazard in a classical gate logic circuit of 
the prior art, but is eliminated in embodiments of the present 
invention. FIG. 8C shows a timing diagram illustration of 
the dynamic hazard for the transition between cell 7 and cell 
5 in the Karnaugh map of FIG. SA. FIG. 8C represents a case 
where x3 and its complement are momentarily 0. At time 
t<O, the circuit inputs 806 xlx,x3x,=0111, corresponding to 
cell 7 in the Karnaugh map of FIG. SA. Therefore, 
F ( ~ I  3 X Z ~  X 3 3 x4) = X 3  [%(o) + X~(XZ)I + x 3 ( X l )  
= (Z)  + l(0) = 0 
Then, at time t=O, x3, makes a transition 840 from 1 to 0, 
corresponding to a move to cell 5 in the Karnaugh map. 
After a short circuit delay Atl, the output F 810 at time t=Atl 
remains at its previous value, in this case 0, because of the 
21 
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time lag Atz introduced by an inverter that forms the has stabilized, the circuit is ready for the next change, since 
complement of x3, which controls the switching from one there is ever only one active path to the output. If the control 
active path to another. Thus, at time t=At,+At,, the output variable changes then the output attains a new value only 
function 810 is F=l[Z+l(l)]+Z=l. after the pass transistor in the new path has fully turned on. 
Hence, there is no dynamic hazard associated with the s So, once again, there is only one active path and the circuit 
BTS pass transistor logic circuits made according to is stable when the output is stabilized. 
embodiments of the invention, including in the universal After reading this disclosure, it will thus be apparent to a 
logic gate cells described above. After reading this person of ordinary skill in the art that BTS pass transistor 
disclosure, it will be apparent to a person or ordinary skill in logic circuits made in accordance with the embodiments of 
the art that the same analysis and conclusion can be made for i o  the present invention, including pass-transistor-based uni- 
state transitions in which a control variable changes from 0 
to 1. Pass transistor logic circuits made in accordance with 
embodiments of the invention to implement a pass network 
expression F having the property that one and only one 
control pass variable is active at a given time are static- and 
dynamic-hazard-free. This is true, in particular, for pass- 
transistor implementations of the universal logic gate ele- 
ments described above. 
FIG. 9A shows an example of a BTS Karnaugh map 
corresponding to the same logic function as FIG. 5A. The 
cell groupings 900, 902, and 904 in the map do not overlap 
and correspond to pass implicants of the pass function 
versa1 logic gate elements, are delay-hazard-free. In such 
logic circuits, only a single path is enabled to the output for 
any given input set of values; therefore, as soon as the output 
has stabilized, one is assured that the interior of the circuit 
is has also stabilized. Hence, the input can be permitted to 
change after the output has attained a stable state, without 
any possibility of a delay hazard. 
FIG. 9C shows a four variable BTS Karnaugh Map 
corresponding to the same example logic function as in the 
20 classical Karnaugh Map of FIG. 5C. The cell groupings 920, 
922, and 924 do not overlap and correspond to pass impli- 
cants of the network pass expression 
zs which, after factoring, provides the BTS pass function After factoring the last two pass implicants in the above pass 
function, it takes the form ~ ~ ~ 1 r Y ~ r Y 3 ~ ~ 4 ~ = ~ 1 ~ ~ ~ + ~ 1 ~ ~ z ~ ~ 4 ~ + ~ z ~ ~ 3 ~ ~ ~ + ~ 3 ~ ~ 4 ~ 1 1 .  
FIG. 9D shows an example BTS pass transistor logic circuit, 
corresponding to the example Karnaugh map of FIG. 9C, for 
FIG. 9B shows a BTS pass transistor logic circuit corre- 30 which there is also no logic or delay hazard. This may be 
sponding to the example BTS Karnaugh map of FIG. 9A. illustrated by considering the input sequence (0111, 1111, 
The delay-hazard-free property of BTS pass transistor net- lllO), for which the output sequence is (0, 1, 0). The input 
works made in accordance with embodiments of the inven- set xlzx3x4=0111 excites only one path 926, corresponding 
tion may be illustrated by comparing the pass-network to the complement of x1 and the output F 928 is 0; the circuit 
implementation of this function with the logic-gate imple- 3s is in a stable state as soon as the output has stabilized. When 
mentation shown in FIG. 5B. In this example, the delay the set of input values is changed to 1111, a new path 930 
hazard for the logic-gate-based circuit occurs for input corresponding to xlxz(x4) has a pass variable x4 932, which 
changes 011+111+101, but is absent from the pass-resistor has the value 1. The output F 928 also changes to 1. Once 
implementation. again, when the set of input values is permitted to change to 
The absence of a delay hazard may be seen be considering 40 xlxzx3x4=ll10, the output F 928 changes to 0, since the pass 
the set of values 909 to be applied to the input variables variable x4 932 has changed to 0. The output F 928 remains 
xlxzx3=011, so that the active path in the network is x3(xl) stable until the next change. Thus, the output sequence is (0, 
908 and the output F 1410 is 0. When the set of input values 1, 0), which does not exhibit the delay-hazard sequence of 
changes from 011 to 111, a change only occurs in the value 01010 associated with the combinational circuit made of 
applied to xi 912, which is a pass variable for the active path 4s gate logic and depicted in FIG. 5C. 
908. Hence, the active path 908 remains the same, and the Thus, after reading this disclosure, it will be apparent to 
pass variable change from 0 to 1 is reflected in the output a person of ordinary skill in the art that pass networks made 
after a certain time lag. The circuit is thus stable and ready according to embodiments of the invention to implement a 
for the next change. When the input then changes from 111 pass network expression F with the property that only one 
to 101, the change again only occurs in a single pass SO pass variable is active at a given time are delay-hazard-free. 
variable, this time xz914, and the active path 908 remains the This is true, in particular, for pass-transistor-based universal 
same. The sequence of values produced at the output F 910 logic gate elements made in accordance with embodiments 
is (0, 1, l ) ,  which does not exhibit the spurious transient of the invention. 
output value that had been associated with a delay hazard in 5. Speed-Independent Logic Circuits 
the equivalent combinational circuit made of classical logic ss Certain aspects of embodiments of the invention are 
gates of FIG. 5B. further illustrated in FIGS. 10A and 10B, which compare 
F(Xl~Z~X3~4)=X3(X1)+x3[x1(XZ)+X1(XZ)1~ 
Thus, in a BTS pass transistor logic circuit of the present 
invention, including pass-transistor-based universal logic 
gate cell elements, a sequence of consecutive input changes 
Il+Iz+13+ . . . +Ifi always produces the required output 60 
sequence of F(Il), F(Iz), F(13), . . . , F(1,) without having any 
unwanted change in the output sequence. As mentioned 
before, in a BTS pass transistor network, an input change 
can be either a change in a pass variable or a change in a 
control variable. If the pass variable changes, then that 65 
change is reflected in the output depending on the propaga- 
spacer-data-word approaches to a gate-logic implementation 
of a speed-independent circuit with a speed-independent 
circuit made according to embodiments of the invention. 
FIG. 10Ashows a block diagram for a combinational circuit 
generating returning signals. The figure illustrates the over- 
all block diagram for a speed independent circuit design that 
does not use pass logic to implement a spacer-data word 
approach to eliminating delay hazards in speed-independent 
circuits. 
To understand how the spacer-data word approach works, 
tion delay associated with each transistor; once the output and especially how it is limited by the prior art, it is helpful 
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to step through the behavior of the circuit as it is depicted in 
FIG. 10A, with all circuit logic in block 1002 implemented 
using classical AND-OR logic gates. At time t=O, an input 
source 1000 emits a spacer word so that all xi and their 
complements are set to 0, this situation persisting until all 
the logic gates (not shown) in the logic block 1002 emit 
0-signals. Then S 1022, which is the output of the upper OR 
gate 1020, and D 1024, which is the output of the lower 
AND gate 1030, both become 0. These signals are then 
interpreted by the source 1000 as a request from the logic 
block 1002 for a new data word. Consequently, the source 
1000 emits a data word using a spacer-data encoding rule, 
and the effect is that 1-signals are generated by some of the 
logic gates (not shown) in the logic block 1002, causing 
either Zi 1062 or zi 1061 to go on. When this process is 
complete, the output 1060 corresponds to a data word and 
eventually D 1024 is turned on. In the meantime, S 1022 is 
also turned on. The source 1000 interprets S=D=1 as a 
request for a new spacer word, and thus all xi inputs 1040 
and their complements are again set to 0 accordingly. When 
this occurs, a spacer word is supplied by the source 1000 and 
the entire process is repeated. 
Using AND-OR gates within the logic block fails to avoid 
delay hazards because the delay at the output of one of the 
AND gates (not shown) and feeding into a Zi OR gate may 
be significant; a 1-signal may not get through that delay until 
after the next spacer and the next input data are produced. 
This delay problem may be avoided by imposing a restric- 
tion that for any data input, exactly one AND gate in the 
circuits generating Zi and its complement be allowed to be 
turned on. In such an instance, when S 1022 and D 1024 both 
go from 1 to 0, the only AND gates that were on must have 
gone off. When a data input is fed to the logic block 1002, 
exactly one AND gate eventually goes on for each output 
pair (Z ,  zi). This approach is undesirable, however, because 
it involves imposing logic constraints that increase the 
overall complexity of the circuit. 
By contrast, FIG. 10B shows a block diagram of a 
corresponding speed independent circuit that uses a BTS 
pass transistor network in a spacer-data word approach to 
eliminate delay hazards in accordance with an embodiment 
of the invention. In such an embodiment, the speed inde- 
pendent circuit uses pass logic in the logic block 1088 as part 
of a double rail method of eliminating delay hazards in a 
speed-independent circuit. One embodiment, including that 
shown in FIG. 10B, is characterized in two ways. First, to 
produce a complemented output from the pass network, one 
only has to complement all of the pass variables. Second, 
when a spacer word is presented to the logic block 1088, all 
the pass transistors (not shown) will turn off and the output 
of the pass network will produce a high impedance output. 
This may be true either for a BTS or a regular pass network 
having the property that only one path is active for any set 
of input values. Since the circuit output needs to be 0 in 
response to a spacer word, the pass network may include a 
pull down path to logic 0. 
Hence, embodiments that eliminates delay hazards in a 
speed-independent circuit include: (1) an input source 1080 
that generates both data words and spacer words; and (2) a 
pass transistor logic block 1088 having the property that 
there exists only one low-impedance path through the logic 
block for any possible data word generated by the source 
1080 and supplied to the pass transistor logic block 1088. In 
one embodiment, a data word is encoded by transmitting 
each input variable in double rail fashion on two lines 1084 
and 1086 and the spacer word is encoded by all zeros. The 
circuit may include a plurality of input leads 1082 from the 
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input source 1080 to the pass transistor logic block 1088 and 
a plurality of output leads 1092 and 1092 from the pass 
transistor logic block 1088. The output leads may include 
two sets, a first set 1090 having output values that are the 
5 logical complement of a second set 1092 of output values. 
Having described several embodiments, it will be recog- 
nized by those of skill in the art that various modifications, 
alternative constructions, and equivalents may be used with- 
out departing from the spirit of the invention. Accordingly, 
the above description should not be taken as limiting the 
scope of the invention, which is defined in the following 
claims. 
What is claimed is: 
1. A pass transistor network for implementing a pass 
a plurality of ordered arrangements of pass transistors laid 
out from a position corresponding to an output of the 
wherein each such ordered arrangement comprises a 
plurality of pass transistors corresponding to a logical 
decomposition of the pass network function and 
wherein the plurality of ordered arrangements are laid 
out substantially radially from the position. 
2. The pass transistor network recited in claim 1 wherein 
no more than one of the ordered arrangements may be active 
at any time. 
3. The pass transistor network recited in claim 1 wherein 
30 the logical decomposition is about two logical variables and 
the plurality of ordered arrangements define layout quad- 
rants. 
4. The pass transistor network recited in claim 1 wherein 
35 the logical decomposition is about three logical variables 
and the plurality of ordered arrangements define layout 
octants. 
5 .  The pass transistor network recited in claim 1 wherein: 
at least one of the ordered arrangements includes a 
sub-network of pass transistors, the sub-network com- 
prising a plurality of ordered sub-arrangements laid out 
substantially radially from a position corresponding to 
an output of the sub-network; and 
each such ordered sub-arrangement includes a plurality of 
pass transistors corresponding to a logical decomposi- 
tion of a factor of the pass network function. 
6. The pass transistor network recited in claim 1 wherein 
the output of the pass transistor network corresponds to a 
selected one of a plurality of inputs provided to the pass 
transistor network. 
7. The pass transistor network recited in claim 1 wherein 
at least one of the ordered arrangements includes a sub- 
network comprising a binary tree structure of pass transis- 
tors having a plurality of nodes, each such node comprising: 
first and second input branches, wherein the first input 
branch provides a first input value to a first pass 
transistor and the second input branch provides a 
second input value to a second pass transistor; 
an output branch created by joining outputs from the first 
and second pass transistors; and 
first and second control inputs applied to control terminals 
of the first and second pass transistors, whereby the first 
input value is passed through the first pass transistor 
according to the first control input and the second input 
value is passed through the second pass transistor 
according to the second control input. 
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2o pass transistor network, 
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8. A library of logic cells, wherein at least one of the logic 
9. A logic element comprising: 
a memory element; 
a buffer element; and 
a selection circuit operationally connected with the 
memory element and buffer element, the selection 
circuit comprising a network of pass transistors distrib- 
uted to implement a pass network function for selecting 
at least one of a plurality of inputs to transmit as an 
output, wherein the network comprises a plurality of 
ordered arrangements laid out substantially radially 
from a position corresponding to the output, each such 
ordered arrangement comprising a plurality of pass 
transistors corresponding to a logical decomposition of 
the pass network function, 
wherein the selection circuit is free of at least one of a 
static hazard, a dynamic hazard, and a delay hazard. 
10. The logic element recited in claim 9, wherein the 
network comprises a binary tree structure of pass transistors 
having a plurality of nodes, each such node comprising: 
first and second input branches, wherein the first input 
branch provides a first input value to a first pass 
transistor and the second input branch provides a 
second input value to a second pass transistor; 
an output branch created by joining outputs from the first 
and second pass transistors; and 
first and second control inputs applied to control terminals 
of the first and second pass transistors, whereby the first 
input value is passed through the first pass transistor 
according to the first control input and the second input 
value is passed through the second pass transistor 
according to the second control input. 
11. The logic element recited in claim 10, wherein the 
second control input is a logical complement of the first 
control input. 
12. The logic element recited in claim 9 wherein the 
selection circuit is free of each of the static hazard, the 
dynamic hazard, and the delay hazard. 
13. The logic element recited in claim 9 wherein no more 
than one of the ordered arrangements may be active at any 
time. 
14. The logic element recited in claim 9 wherein the 
logical decomposition is about two logical variables and the 
plurality of ordered arrangements define layout quadrants. 
15. The logic element recited in claim 9 wherein the 
logical decomposition is about three logical variables and 
the plurality of ordered arrangements define layout octants. 
16. The logic element recited in claim 9 wherein: 
at least one of the ordered arrangements includes a 
sub-network of pass transistors, the sub-network com- 
prising a plurality of ordered sub-arrangements laid out 
substantially radially from a position corresponding to 
an output of the sub-network; and 
cells comprises the logic element recited in claim 1. 
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each such ordered sub-arrangement includes a plurality of 
pass transistors corresponding to a logical decomposi- 
tion of a factor of the pass network function. 
17. A library of logic cells, wherein at least one of the 
5 logic cells comprises the logic element recited in claim 9. 
18. A method for implementing a logical function, the 
method comprising: 
decomposing the logical function about a plurality of 
logical variables to identify factors corresponding to 
combinations of the plurality of logical variables and 
complements of the plurality of logical variables; 
providing a network having a plurality of ordered arrange- 
ments of pass transistors laid out from a position 
corresponding to an output of the logical function, each 
such ordered arrangement corresponding to one of the 
combinations, wherein the plurality of ordered arrange- 
ments of pass transistors are laid out substantially 
radially from the position; and 
for each of the factors, providing a sub-network in com- 
munication with the ordered arrangement correspond- 
ing to such each of the factors to implement such each 
of the factors. 
19. The method recited in claim 18 wherein the sub- 
20. The method recited in claim 19 wherein providing the 
decomposing the corresponding factor about a second 
plurality of logical variables; and 
providing a plurality of ordered sub-arrangements of pass 
transistors laid out substantially radially from a position 
corresponding to an output of the sub-network, each 
such ordered sub-arrangement corresponding to com- 
binations of the second plurality of logical variables 
and complements of the second plurality of logical 
variables. 
21. The method recited in claim 19 wherein providing the 
sub-network comprises providing a binary tree structure of 
40 pass transistors having a plurality of nodes, each such node 
comprising: 
first and second input branches, wherein the first input 
branch provides a first input value to a first pass 
transistor and the second input branch provides a 
second input value to a second pass transistor; 
an output branch created by joining outputs from the first 
and second pass transistors; and 
first and second control inputs applied to control terminals 
of the first and second pass transistors, whereby the first 
input value is passed through the first pass transistor 
according to the first control input and the second input 
value is passed through the second pass transistor 
according to the second control input. 
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